[1]
B. Kim and D. Oh, “Power-efficient 4-bit 40-MS/s Time-domain 2-times Interpolating Flash ADC Using Complementary Latching Technique”, Int. J. Adv. Sci. Eng. Inf. Technol., vol. 14, no. 6, pp. 1906–1913, Dec. 2024.